

	Name	Mr. ANKUSH RAMRAO PATIL		
	Designation	Assistant Professor		
	Department	Electronics		
	Qualification	M.E. VLSI & Embedded System (Electronics & Communication)		
	Contact No.	020-24107390	Ph. Extension	277
	Email ID	arpatil@bvucoep.edu.in		
	Experience	Teaching :	2.5	Industry :

Area of Interest	VLSI & Embedded System			
Publications	International Journal (s):	03	National Journals (s) :	----
	International Conference (s):	01	National Conference:	02
Publication Details	<ol style="list-style-type: none"> 1) Ankush Patil, Shilpa Darekar, Artee Jadhav, Prajyoti Sankpal, "Real Time Multipara Monitoring System using ARP LPC-2148", for publication in International Journal of Engineering and Technology- IRJET, E-ISSN: 2395-0056. Volume 4- Issue 4. 2) Ankush Patil, Sayali Shirurkar, Abhishek Sinha, Supriya Patil "Implementation of Blood Warmer Before transfusion Process using Microcontroller AT89c51" for publication in International Journal for Scientific Research & Development, ISSN:2321-0613, Volume4, Issue-3. 3) Ankush Patil, Charudatta Kulkarni, "Automobile Security System: Implementation of Face Recognition Algorithm on FPGA Platform" for publication in International Journal of Multidisciplinary Education Research-IJMER (IMPACT FACTOR-2.75, Index Copernicus Value-5.16) 2014. 4) Ankush Patil, Charudatta Kulkarni, presented paper on "Automobile Security System: Implementation of Face Recognition Algorithm on FPGA Platform" at IEEE'S I2CT-2014. 5) Ankush Patil, Charudatta Kulkarni, "Automobile Security System: Implementation of Face Recognition Algorithm on FPGA Platform" at ePGCON-2012, organized by University of Pune. 6) Ankush Patil, Ujwala Rawandale, Charudatta Kulkarni, "Face Recognition on FPGA Platform" at National conference-2011, organized by MIT College of Engineering Pune. 			
Books Published	--			
Professional Memberships	--			
WorkShop/ Seminar/Conference attended	<ol style="list-style-type: none"> 1. Two days Faculty Development Programme on "Laboratory Experimentation with Cadence Toolset for Analog VLSI Design", held in Sardar Patel Institute of Technology, Mumbai. 2. Two Weeks Faculty Development Programme on "CODE THE KITS-CTK'16", held in MIT College of Engineering. 3. Six days Faculty Development Programme on "Virtual Learning Environments" organized by Bharti Vidyapeeth University College of Engineering, Pune. 4. Training program on 'Advance VLSI and Microelectronic Design (AVMD 2011)' held at dept. Of Electronics and Telecommunication, MITCOE, Pune. 5. Two-day workshop on 'Hands on Engineering using LABVIEW' at R.I.T. college of Engineering, Sakharale, Islampur. 			
Achievements	----			
Extra Activities	<ul style="list-style-type: none"> • Department coordinator of Virtual Labs Nodal Center, BVUCOE,Pune • NIRF Department Coordinator • VLSI laboratory In-charge. 			