

BHARATI VIDYAPEETH
(DEEMED TO BE UNIVERSITY)
COLLEGE OF ENGINEERING, PUNE – 411043
Electronics Engineering Department
Class Time Table (TERM -II A.Y. 2018-19)

CLASS: **B.Tech. (Electronics) SEM: VI** CLASS ROOM NO: W-404B
GFM : Mr.-S.R. MADKAR

(w.e.f. 02/01/2019)

TIME	MON	TUE	WED	THU	FRI	TIME	SAT
9:15	DSP-A-W-302-SRM; ES-B-W304-PAC; VLSID-C-W305-ARP;	PM & F SRM	DSP-C-W-302-MVP; ES-D-W304-PAC; VLSID-E-W305-MSD;	DSP-D-W-302-MVP; ES-E-W304-PAC; VLSID-F-W305-ARP;	VLSID ARP	8.30	ES PAC
10:15	ECD-D-W-402-SVD.	ECD AAS	ECD-F-W-402-SRM.	ECD-A-W-402-SRM.	ECD AAS	9.30	DSP MVP
11.15	R E C E S S					10.30	Staff Meeting
11:30	DSP MVP	DSP-B-W-302-MVP; ES-C-W304-PRN;	ECD AAS	PM & F SRM	DSP-E-W-302-MVP; ES-F-W304-PAC;	11:30	DSP-F-W-302-SRM; ES-A-W304-PRN;
12:30	ECD AAS	VLSID-D-W305-ARP; ECD-E-W-402-SRM.	DSP MVP	VLSID ARP	VLSID-A-W305-ARP; ECD-B-W-402-SRM.	12:30	VLSID-B-W305-ARP; ECD-C-W-402-SVD.
1:30	R E C E S S						
2:15	VLSID ARP	PSD -VI	PSD -VI	DSP MVP	ES PAC		
3:15	NS	PSD -VI	PSD -VI	ES PAC	PM & F SRM		

Faculty Name	Subject	L	T	P	Total
M. V. PATIL	DSP-Digital Signal Processing	04	-	08	12
S. R. MADKAR	DSP-Digital Signal Processing	-	-	04	04
P. A. CHOUGULE	ES-Embedded System	03	-	08	11
P. R. NAREGALKAR	ES-Embedded System	-	-	04	04
A.R.PATIL	VLSID-VLSI Design	03	-	10	13
M.S.CHAVAN	VLSID-VLSI Design	-	-	02	02
S. R. MADKAR	PM&F-Project Management & Finance	03	-	-	03
A. A. SHINDE	ECD-Electronic Circuit Design	04	-	-	04
S. R. MADKAR	ECD-Electronic Circuit Design	00	-	08	12
S.V.DHOLE	ECD-Electronic Circuit Design	-	-	04	04
VISITING FACULTY	PSD-VI Professional Skill Development-VI	04	-	-	04
Total		21	00	36	57